Embedded SoPC design with NIOS II processor and Verilog examples / (Record no. 21524)

MARC details
000 -LEADER
fixed length control field 05018cam a22009498a 4500
001 - CONTROL NUMBER
control field ocn774024203
003 - CONTROL NUMBER IDENTIFIER
control field OCoLC
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20220701010949.0
006 - FIXED-LENGTH DATA ELEMENTS--ADDITIONAL MATERIAL CHARACTERISTICS--GENERAL INFORMATION
fixed length control field m o d
007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION
fixed length control field cr cn|||||||||
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 120125s2012 nju ob 001 0 eng
010 ## - LIBRARY OF CONGRESS CONTROL NUMBER
LC control number 2012003493
040 ## - CATALOGING SOURCE
Original cataloging agency DLC
Language of cataloging eng
Description conventions pn
Transcribing agency DLC
Modifying agency EBLCP
-- N$T
-- YDXCP
-- MERUC
-- CDX
-- DG1
-- OCLCQ
-- IDEBK
-- E7B
-- UMI
-- COO
-- DEBSZ
-- OCLCQ
-- OCLCF
-- DEBBG
-- OCLCQ
-- AZK
-- DG1
-- OCLCQ
019 ## -
-- 795914176
-- 817082380
-- 825072133
-- 961530788
-- 962709321
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 9781118309469
Qualifying information (electronic bk.)
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 1118309464
Qualifying information (electronic bk.)
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 9781118309728
Qualifying information (electronic bk.)
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 1118309723
Qualifying information (electronic bk.)
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 1280592397
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 9781280592393
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 1118011031
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 9781118011034
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
Cancelled/invalid ISBN 9781118309445
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
Cancelled/invalid ISBN 1118309448
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
Cancelled/invalid ISBN 1118309464
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
Cancelled/invalid ISBN 9781118309575
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
Cancelled/invalid ISBN 111830957X
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
Cancelled/invalid ISBN 9781118011034
Qualifying information (hardback)
029 1# - (OCLC)
OCLC library identifier AU@
System control number 000050492075
029 1# - (OCLC)
OCLC library identifier DEBBG
System control number BV041120988
029 1# - (OCLC)
OCLC library identifier DEBBG
System control number BV041908621
029 1# - (OCLC)
OCLC library identifier DEBSZ
System control number 396759076
029 1# - (OCLC)
OCLC library identifier DEBSZ
System control number 431073015
029 1# - (OCLC)
OCLC library identifier DKDLA
System control number 820120-katalog:000600381
029 1# - (OCLC)
OCLC library identifier NZ1
System control number 14699130
035 ## - SYSTEM CONTROL NUMBER
System control number (OCoLC)774024203
Canceled/invalid control number (OCoLC)795914176
-- (OCoLC)817082380
-- (OCoLC)825072133
-- (OCoLC)961530788
-- (OCoLC)962709321
037 ## - SOURCE OF ACQUISITION
Stock number 10.1002/9781118309728
Source of stock number/acquisition Wiley InterScience
Note http://www3.interscience.wiley.com
042 ## - AUTHENTICATION CODE
Authentication code pcc
050 10 - LIBRARY OF CONGRESS CALL NUMBER
Classification number TK7895.E42
072 #7 - SUBJECT CATEGORY CODE
Subject category code COM
Subject category code subdivision 000000
Source bisacsh
082 00 - DEWEY DECIMAL CLASSIFICATION NUMBER
Classification number 006.2/2
Edition number 23
084 ## - OTHER CLASSIFICATION NUMBER
Classification number TEC008010
Source of number bisacsh
049 ## - LOCAL HOLDINGS (OCLC)
Holding library MAIN
100 1# - MAIN ENTRY--PERSONAL NAME
Personal name Chu, Pong P.,
Dates associated with a name 1959-
245 10 - TITLE STATEMENT
Title Embedded SoPC design with NIOS II processor and Verilog examples /
Statement of responsibility, etc Pong P. Chu.
260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT)
Place of publication, distribution, etc Hoboken, N.J. :
Name of publisher, distributor, etc Wiley,
Date of publication, distribution, etc ©2012.
263 ## - PROJECTED PUBLICATION DATE
Projected publication date 1205
300 ## - PHYSICAL DESCRIPTION
Extent 1 online resource.
336 ## -
-- text
-- txt
-- rdacontent
337 ## -
-- computer
-- c
-- rdamedia
338 ## -
-- online resource
-- cr
-- rdacarrier
347 ## -
-- data file
-- rda
380 ## -
-- Bibliography
504 ## - BIBLIOGRAPHY, ETC. NOTE
Bibliography, etc Includes bibliographical references and index.
520 ## - SUMMARY, ETC.
Summary, etc "This book explores the unique hardware programmability of FPGA (field-programmable gate array)-based embedded systems, using a learning-by-doing approach to introduce the concepts and techniques for embedded SoPC (system on a programmable chip) systems with Verilog. The book contains a large number of practical examples to illustrate and reinforce the hardware and software design concepts and techniques, as well as a complete code listing and experiment problems. The book is designed for upper-level undergraduate and entry-level graduate students in computer engineering, as well as practicing engineers"--
-- Provided by publisher.
520 ## - SUMMARY, ETC.
Summary, etc "The book utilizes FPGA devices, Nios II soft-core processor, and development platform from Altera Co., which is one of the two main FPGA manufactures"--
-- Provided by publisher.
505 0# - FORMATTED CONTENTS NOTE
Formatted contents note Embedded SoPC Design With Nios II Processor And Verilog Examples; Contents; Preface; Acknowledgments; 1 Overview of Embedded System; 1.1 Introduction; 1.1.1 Definition of an embedded system; 1.1.2 Example systems; 1.2 System design requirements; 1.3 Embedded SoPC systems; 1.3.1 Basic development flow; 1.4 Book organization; 1.5 Bibliographic notes; PART I BASIC DIGITAL CIRCUITS DEVELOPMENT; 2 Gate-level Combinational Circuit; 2.1 Introduction; 2.2 General description; 2.3 Basic lexical elements and data types; 2.3.1 Lexical elements; 2.4 Data types; 2.4.1 Four-value system.
588 0# -
-- Print version record.
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Embedded computer systems.
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Field programmable gate arrays.
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Verilog (Computer hardware description language)
650 #4 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Embedded computer systems.
650 #4 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Systems on a chip.
650 #4 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Field programmable gate arrays.
650 #4 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Computer input-output equipment
General subdivision Design and construction.
650 #4 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Verilog (Computer hardware description language)
650 #7 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element TECHNOLOGY & ENGINEERING
General subdivision Electronics
-- Circuits
-- General.
Source of heading or term bisacsh
650 #7 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element COMPUTERS
General subdivision General.
Source of heading or term bisacsh
650 #7 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Embedded computer systems.
Source of heading or term fast
-- (OCoLC)fst00908298
650 #7 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Field programmable gate arrays.
Source of heading or term fast
-- (OCoLC)fst00923910
650 #7 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Verilog (Computer hardware description language)
Source of heading or term fast
-- (OCoLC)fst01165388
650 #7 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Embedded computer systems.
Source of heading or term local
650 #7 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Systems on a chip.
Source of heading or term local
650 #7 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Field programmable gate arrays.
Source of heading or term local
650 #7 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Computer input-output equipment / Design and construction.
Source of heading or term local
650 #7 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Verilog (Computer hardware description language)
Source of heading or term local
655 #4 - INDEX TERM--GENRE/FORM
Genre/form data or focus term Electronic books.
655 #7 - INDEX TERM--GENRE/FORM
Genre/form data or focus term Electronic books.
Source of term local
776 08 - ADDITIONAL PHYSICAL FORM ENTRY
Display text Print version:
Main entry heading Chu, Pong P., 1959-
Title Embedded SoPC design with NIOS II processor and Verilog examples.
Place, publisher, and date of publication Hoboken, N.J. : Wiley, ©2012
International Standard Book Number 9781118011034
Record control number (DLC) 2011048946
856 40 - ELECTRONIC LOCATION AND ACCESS
Uniform Resource Identifier <a href="http://dx.doi.org/10.1002/9781118309728">http://dx.doi.org/10.1002/9781118309728</a>
Public note Wiley Online Library
994 ## -
-- 92
-- DG1

No items available.